



**Calhoun: The NPS Institutional Archive** 

**DSpace Repository** 

Theses and Dissertations

1. Thesis and Dissertation Collection, all items

1965

# Hybrid control system simulation.

Holloway, Lowell J.

Monterey, California: U.S. Naval Postgraduate School

http://hdl.handle.net/10945/12303

This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.

Downloaded from NPS Archive: Calhoun



Calhoun is the Naval Postgraduate School's public access digital repository for research materials and institutional publications created by the NPS community. Calhoun is named for Professor of Mathematics Guy K. Calhoun, NPS's first appointed -- and published -- scholarly author.


Dudley Knox Library / Naval Postgraduate School 411 Dyer Road / 1 University Circle Monterey, California USA 93943 NPS ARCHIVE 1965 HOLLOWAY, L.

HYBRID CONTROL SYSTEM SIMULATION LOWELL J. HOLLOWAY

un manay, a monta

.

.





,

93

.



HYBRID CONTROL SYSTEM SIMULATION

\* \* \* \* \*

Lowell J. Holloway

10.000

. 4

by

Lowell J. Holloway

Lieutenant Commander, United States Navy

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

United States Naval Postgraduate School Monterey, California

1 9 6 5

NPS ARCHIVE 1965 HOLLOWAY, L HG87

MERCHANIST STREET

.

3.00

U. S. Naval Portgraduate School

Monterey, California

# HYBRID CONTROL SYSTEM SIMULATION

by

Lowell J. Holloway

This work is accepted as fulfilling

the thesis requirements for the degree of

MASTER OF SCIENCE

IN

ELECTRICAL ENGINEERING

from the

United States Naval Postgraduate School

#### ABSTRACT

Hybrid control systems are becoming increasingly important today due primarily to the development of the high speed digital computer. This work involves the hybrid simulation of a relatively simple second order analog system using a short word length digital computer for the computation of the control law for the analog system. Particular attention is paid to the effects of the analog-digital interface on the analog system response. A method is developed whereby the digital computer can be programmed to minimize these interface effects.

The simulation was carried out in the Digital Control Laboratory at the U. S. Naval Postgraduate School using the CDC 160 digital computer and the Pace TR-20 analog computer with associated equipment. Although the specific solution of the interface problem is directed towards the above equipment, the general method of attack on the interface problem is applicable to many similar type hybrid systems.

and the second s

the state of the s

recommendation and the second second

# TABLE OF CONTENTS

Section	cion Title		
Chapter 1	Introduction		
Chapter 2	Description of Equipment		
Chapter 3	General Hybrid Control System Considerations	8	
Chapter 4	Simulation of an Optimal Discrete-Time Control System	14	
Chapter 5	Summary	41	
	Bibliography .	43	
Appendix I	Operation of the CDC 168 Arithmetic Unit	44	
Appendix II	External Function Codes for the CDC 160 Computer	52	
Appendix III	Subroutine KMOD	54	
Appendix IV	Program DIGIT	63	

h

# LIST OF ILLUSTRATIONS

Figure		Page
3-1	General Program Flow Chart for Two Sample Inputs	13
4-1	Block Diagram of System to be Simulated	16
4-2	Block Diagram of Simulation Scheme	17
4-3	Phase Plane Overflow Regions	20
4-4	Phase Plane Time-Optimal Control Region	22
4-5	Analog-Digital Number System and Overflow Paths	24
4-6	Simulation Scheme for Zero and Non-Zero Inputs	27
4-7	Input Limitations, for $\underline{X}(0) = 0$	33
4-8	Simulation Results for Initial Position Error	35
4-9	Simulation Results for Initial Position and Velocity Error	36
4-10	Simulation Results for Initial Position Error Resulting in Non-Optimal Control	37
4-11	Simulation Results for Step Input	38
4-12	Simulation Results for Ramp Input	39
4-13	Simulation Results for Step Plus Ramp Input	40
I-1	CDC 168 Arithmetic Unit Short Multiply Flow Chart	45
1-2	CDC 168 Arithmetic Unit Short Divide Flow Chart	46
II-1	Connections for Remote Control of Analog Computer	53
IV-1	Program DIGIT Variable-Length Time Delay Loop	69
IV-2	Program DIGIT Flow Chart	71

# LIST OF TABLES

Table		Page
2-1	Analog Voltage-Digital Number Conversion Table	6
4-1	Input Limitations for $\underline{X}(0) = 0$	31
II-1	CDC 160 External Function Codes	52
III-1	Conversion Table for Subroutine KMOD	56
IV-1	Overflow Error Halt and Bypass Table	67

total agents agents agent

## LIST OF SYMBOLS

A/D	Analog-to-digital conversion process.
D/A	Digital-to-analog conversion process.
ADC	Analog-to-digital converter.
DAC	Digital-to-analog converter.
(xxx) <sub>10</sub>	xxx is a number expressed in the decimal number system.
(xxxx) <sub>8</sub>	xxxx is a number expressed in the octal number system.
(xxxx) <sub>2</sub>	xxxx is a number expressed in the binary number system.
$(\overline{x}\overline{x}\overline{x})_2$	The one's complement of the binary number xxxx.
x	The ith state variable of an analog system.
a,	The ith feedback coefficient.

CONTRACTOR OF LAND

#### CHAPTER I

#### INTRODUCTION

The combined use of analog and digital computers in the simulation of complex systems has increased manyfold in recent years, due primarily to the increase in speed of computations of the digital computers. These hybrid simulation schemes combine the parallel computation features of the analog computer with the accuracy and versatility of the digital computer.


This study was undertaken with the purpose of developing a series of programs and subroutines which could be used for the simulation of a large number of hybrid control systems using a digital computer with a short word length and limited arithmetic computational ability. As the study developed, it became apparent that one of the more important considerations was the analog-digital interface and its possible effect on system response. As a result, the major effort was directed towards the detailed study of a simple second order hybrid system simulation in order to investigate these effects in terms of a specific system.

Chapter two gives a brief description of the equipment used in the simulation study; Chapter three describes the general considerations which must be considered in any hybrid control scheme, and Chapter four deals with the actual simulation study itself.

Towards the end of developing general programs, a subroutine (Appendix II) was developed for general use which provides for the introduction of computational constants into the digital computer in a format compatible with the analog-digital conversion equipment. Also, the digital computer program developed for the system simulation is applicable to any second-order analog system where the digital computer is used to compute a control value consisting of a linear combination of the states of the

----and the state of t the same of the last of the la

analog system. Also, the general method of attack on the limitations imposed by the A/D interface is applicable to hybrid control systems in general although the specific procedures may vary with each specific system.



#### CHAPTER 2

# DESCRIPTION OF EQUIPMENT

#### 2.0 GENERAL.

The experimental phases of this thesis were carried out in the Digital Control Laboratory, U. S. Naval Postgraduate School. System simulation was accomplished using the following equipment:


- A. The Control Data Corporation 160 digital computer.
- B. The Control Data Corporation 168 arithmetic unit.
- C. The Pace TR-20 analog computer.
- D. A 12-bit, multi-channel analog-to-digital and digital-toanalog conversion unit (ADC-DAC).

Brief descriptions of the above equipment are given in the following paragraphs.

#### 2.1 CONTROL DATA CORPORATION 160 DIGITAL COMPUTER.

The CDC 160 digital computer is a electronic computer controlled by an internally stored program in sequential locations. Memory capacity is 4096 12-bit binary words of magnetic core storage, with a storage cycle time of 6.4 microseconds. Instructions are executed in one to four storage or memory cycles with the time required for execution varying from 6.4 to 25.6 microseconds. The average instruction execution time is 15 microseconds.

A CDC 160 computer word is made up of 12 binary digits. The bits within a computer word are numbered from 0 to 11, right to left, i.e.,



All arithmetic is binary, one's complement notation. Although the computer

The state of the s

operates in the binary system, the octal representation of a binary number is more convenient. The CDC 160 word can then be expressed as four octal digits, i.e.,

011	110	001	011	binary
3	6	1	3	octal

All positive numbers must have a "0" in bit 11; all negative numbers must have a "1" in bit 11. In octal notation, numbers from  $(0000)_8$  thru  $(3777)_8$  are positive; numbers from  $(4000)_8$  thru  $(7777)_8$  are negative.

All programs were compiled using the One Sixty Assembly Program (OSAP). The OSAP output consists of a side-by-side listing of the machine language instruction code and a alpha-numeric program listing. The CDC machine language instruction word is divided into a six bit function code (F code) followed by a six bit execution address (E field). Most instructions follow this 12-bit pattern and thus require only one word of storage; however, certain expanded instructions require 24-bits thus using two words of storage. The first word of such a two word instruction consists of the six-bit function code followed by a six-bit execution address which is always zero. The succeeding 12-bit word contains the address or operand (G code) depending on the instruction.

The CDC 160 computer communicates with external or peripheral equipment by means of external function codes. A detailed description of these external function codes is given in Appendix II.

The CDC 160 computer is very limited in its arithmetic computation capability. Twelve bit addition and subtraction is accomplished in two or three memory cycles, depending upon the address mode used. Multiplication and division can only be accomplished by successive 12-bit addition or

subtraction, respectively, resulting in excessive programming and execution time requirements.

#### 2.2 CONTROL DATA CORPORATION 168 ARITHMETIC UNIT.

The peripheral CDC 168 arithmetic unit provides the CDC 160 computer with the capability of double precision addition and subtraction plus single or double precision multiplication and division of data. The CDC 168 is addressed by the CDC 160 with external function codes (See Appendix II) which select the unit and specify which operation is to be performed. The computer then transmits the proper number of words in the correct format to make up the arguments for the operation selected. The CDC 168 proceeds to compute the result and awaits the computer request for results.

In the programs which follow, the CDC 168 is used in the single precision multiply and divide modes. Single precision (short) multiplication uses an 11-bit multiplier and an 11-bit multiplicand, providing a 22-bit product. Single precision (short) division requires a 22-bit dividend and a 11-bit divisor yielding a 11-bit quotient. This operation requires from 145 to 180 microseconds while the short multiply operation requires 120 microseconds. The 22-bit arguments are formed from two 12-bit CDC 160 words using the least significant 11-bits of the two words while the most significant bit in each word is considered as a sign bit. Appendix I gives several examples of the short multiply and divide operations. Double precision multiplication (22 bits x 22 bits) and division (44 bits ÷ 22 bits) are available at the expense of doubling the time per operation.

# 2.3 ANALOG-TO-DIGITAL AND DIGITAL-TO-ANALOG CONVERSION EQUIPMENT.

A 12-bit, multi-channel analog-to-digital and digital-to-analog conversion package was used to convert analog voltages to digital numbers and

to convert digital numbers into analog voltages. Analog voltages to be converted to digital numbers must lie in the zero to minus ten volt range. Similarly, digital numbers converted to analog voltages result in voltages between the same limits. This restriction of voltages to and from the D/A conversion equipment will usually require the application of bias voltages to the actual analog system quantities.

For analog computer simulation studies, the necessary biasing is accomplished by the application of a five volt bias to the actual system voltages in an operational amplifier used as a summer. The inherent sign inversion will result in the proper input to the ADC. For example, if X represents the analog quantity to be converted to a digital number, then the actual input to the ADC is -(X + 5) which will lie in the conversion range if  $|X| \leq 5$  volts. Table 2-1 is a analog voltage-digital number conversion table for the ADC-DAC package. It should be noted that positive, unbiased voltages result in positive digital numbers (bit 11 is "0"). The same sign correspondence is also applicable for negative values.

Unbiased Analog Voltage (volts)	Biased Analog Voltage (volts)	Digital Number (octal)
-5 -4	0 -1	4000 4632
-3	-2	5463
-2 -1	-3 -4	6315 7146
0	-5 -6	0000 or 7777 0631
2	-7	1462
3 4	-8 -9	2314 3144
5	-10	3777

Table 2-1. Analog Voltage-Digital Number Conversion Table.

Approximately 100 microseconds is required for each analog-to-digital number conversion and approximately 20 microseconds is required for digital-

the set of the contract of the set of the se

to-analog conversion.

Accessory equipment included with the DAC-ADC package includes a common five-volt bias source, a "input disable" jack and a relay which is controllable by means of an external function code from the CDC 160 computer. The relay operation is explained in Appendix II. The common bias source provides a common bias to all ADC inputs and DAC outputs thus eliminating individual bias adjustment problems and errors.

The "input disable" jack is connected by means of an AND-gate to the "input ready" line of the CDC 160 computer input capable and provides a means of delaying the CDC 160 computer by an external timing device. To input a digital word from the ADC, the CDC 160 computer sends an "input request" to the ADC at which time the ADC converts the analog voltage to a digital number on the selected A/D channel. Upon completion of the conversion process, the ADC sends an "input ready" signal to the computer after which the computer will input the digital words. If, however, the "input ready" is held at ground level by means of an external device, the "input ready" signal to the computer is delayed until the external device drops the "input disable" to -13 volts. Thus, external sample timing control may be accomplished via the "input disable" jack. Note, however, that when the "input ready" line is released by the external clock, a stale analog sample value will be transmitted to the digital computer and should be discarded.

### 2.4 PACE TR-20 ANALOG COMPUTER.

The Pace TR-20 analog computer is a solid state analog computer employing twenty operational amplifiers. Saturation levels on these amplifiers are (±) ten volts. Standard analog computational techniques are applicable to this computer. External connection to the "operation-reset" relays is provided which permits remote control of the computer from the CDC 160 digital computer using the accessory relay of the ADC-DAC equipment (See Appendix II).

#### CHAPTER 3

#### GENERAL HYBRID CONTROL SYSTEM CONSIDERATIONS

### 3-0. GENERAL LIMITATIONS IMPOSED BY HYBRIDIZATION.


If a digital computer is to be used in the control of an analog system, then the following factors may, in general, affect the system response:

- A. The inherent time delay required to convert a sequence of analog quantities to digital numbers.
- B. The inherent time delay imposed by the serial nature of computation in a digital computer (as opposed to parallel computation in an analog sense).
- C. The manner in which computational constants are entered into the computer.
- D. The method used to obtain sample timing control if the analog inputs to the digital computer are to be sampled at regular intervals.
- E. The inherent magnitude limitations imposed by the A/D conversion process.

Each of these factors must be considered in the implementation of hybridization, and are discussed more fully below.

# 3.1 A/D CONVERSION TIME DELAY.

The analog-to-digital conversion of an analog voltage cannot be done instantaneously but requires a finite time dependent upon the type of conversion process used and the specific equipment package. As explained in Chapter 2, the successive approximation type converter used for this project requires about 100 microseconds; for the conversion process. In many applications, a simultaneous sampling of several analog quantities is desired; however, due to this finite conversion time, simultaneous sampling cannot be achieved by the A/D converter. The seriousness of this problem is determined by the number of "simultaneous" samples desired and the accuracy of



solution desired.

As will be explained in Chapter 4, four channels of A/D input were sampled in succession for a particular simulation problem with negligible effect noticeable due to non-simultaneous sampling. However, if a large number of inputs are desired, time delay effects may become significant. In this case, an external sample-and-hold device will undoubtedly be necessary to sample all inputs simultaneously and hold the individual samples until the ADC completes conversion on all channels.

## 3.2 COMPUTATION TIME DELAY.

A digital computer must necessarily perform arithmetic operations in a step-by-step or serial manner. When used for hybrid control purposes, the usual application involves a series of arithmetic operations on sampled input quantities and the "outputting" of the result. Due to the serial nature of computation, a finite time exists between input of samples and output of result. This time delay is a function of the cycle time of the specific computer and the complexity of computation.

Efficient computer programming is obviously required to minimize these effects and in some applications a prediction scheme may be called for if extreme accuracy is desired.

## 3.3 ENTRY OF CONSTANTS INTO THE COMPUTER.

Regardless of the type of computation required in a hybrid control computer, certain constants must be entered into the digital computer. If the computer has a floating point capability, constant entry does not pose a serious problem. However, for a fixed point machine (such as the CDC 160), the format in which these constants are entered into the computer may have a pronounced effect on the amount of programming required.

# THE RESERVE AND THE PARTY NAMED IN

# and the first bringing in the

Appendix I explores this problem in detail for the CDC 160 computer which requires access to an external arithmetic unit for multiply and divide operations. To minimize the computation time delay (Paragraph 3.2) and to provide ease of programming, the method of constant entry used herein is to convert all constants to the number system of the analog-digital converter (Table 2-1). All arithmetic computations are then done in this "psuedonumber" system. See Example 4, Appendix I. Specifically, the method used herein is:

- A. Enter constants into selected storage cells of the 160 computer using normal decimal to octal conversion procedures to obtain the octal representation of a decimal number. The format of entry is  $(x.xxx)_8$ , i.e., the radix point is implied after the most significant octal digit. The number  $(2.5)_{10}$  would be entered as  $(2400)_8$ .
- B. Conversion of the constants from normal octal notation to the "psuedo-number" system of the ADC (Table 2-1). This is done by means of a subroutine (See Appendix III, Subroutine KMOD), and is accomplished by multiplying the constant to be converted by  $(0631)_8$  which corresponds to unity in the psuedo-number system. For example, the number  $(2.5)_{10} = (2400)_8$  is converted to  $(1776)_8$ .
- C. All further arithmetic operations are done in this new number system.

As shown in Example 4, Appendix I, every multiplication must be followed by division by unity. This seems somewhat cumbersome, but allows the use of a wide range of constants and a minimum of programming to obtain a single 12-bit number from the 168 arithmetic unit.

The above method of constant entry is tailored specifically for the CDC 160 computer. The method of attack on this problem may be quite different for a different digital computer. Figure 3-1 is a flow chart for a general

THE RESERVE TO THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TWO IS NAMED IN COLUMN TW

program which computes an output quantity which is a linear combination of two sample values. It should be noted that constant conversion is required only once and may be done outside of the sample loop.

## 3.4 SAMPLE TIMING CONTROL.

The digital computer will normally be required to sample the inputs at regular intervals. A method must be established to obtain this sample interval and can be done either internally or externally. Internal timing can be programmed into the computer using the known memory cycle time of the computer and having the computer perform some fixed time operation repeatedly until the desired time delay is accomplished. The "time delay loop" is entered after the desired computations are completed in each sample cycle (See Figure 3-1). This method suffers from two disadvantages. First, it is a rather inefficient method of use of a digital computer and secondly, the actual time delay is dependent upon variations in computation time of arithmetic operations performed on the sample inputs, i.e., if the amount of computation varies from cycle to cycle, then the actual time interval between successive samples will also vary.

Alternatively, an external timing device can be used to either "hang up" the computer (such as the "input disable" explained in Chapter 2) or allow time-sharing of the computer with other tasks. External timing will provide the most accurate timing reference since the sample timing is then independent of the computation program execution time.

Internal timing control was used for the simulation scheme used in Chapter 4, however, provisions were included in the program for external timing control, if desired.

## 3.5 MAGNITUDE LIMITATIONS IMPOSED BY THE ADC.

Associated with each ADC is a magnitude limitation imposed on the analog

and have a present a property of the second party of the second party of and the same of th and the second s  quantities which must undergo conversion. This is a physical equipment limitation and will depend upon the specific ADC-DAC conversion package. This limitation not only limits the magnitude of the analog quantities to be converted, but also limits the arithmetic computation range in the digital computer if all arithmetic operations are carried out in the analog-digital psuedo-number system. This problem is covered in detail in Chapter 4.




Figure 3-1. General Program Flow Chart For Two Sample Inputs.



#### CHAPTER IV

#### SIMULATION OF AN OPTIMAL DISCRETE-TIME CONTROL SYSTEM

#### 4.0 GENERAL

The presence of an analog-digital interface in a control scheme may have a pronounced effect on the dynamic response of the system under certain conditions. These effects are due primarily to the A/D-D/A conversion process and must be taken into account if successful control is to be accomplished over widely varying conditions. This chapter will describe the simulation of a specific system in order to illustrate the possible limitations imposed by hybridization. The system to be simulated is governed by the ordinary differential equation

$$\underline{\dot{\mathbf{X}}} = \begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} \underline{\mathbf{X}} + \begin{bmatrix} 0 \\ 1 \end{bmatrix} \mathbf{U}$$

$$\underline{\mathbf{X}}(0) = \underline{\mathbf{C}} \tag{4.1}$$

The CDC 160 computer will be used to compute the forcing function, U, based on the sampled values of the state variables  $X_1$  and  $X_2$ . The simulation will be accomplished in terms of both the regulator problem and the non-autonomous problem.

# 4.1 THE REGULATOR PROBLEM.

Bertram [1] has shown that for a sampling interval of one second, a time-optimal forcing function, U, for the above system is

$$U(k) = -X_1(k) - 1.5X_2(k)$$
 (4.2)

where  $X_i(k)$  represents the value of the state variable  $X_i$  at the kth sampling instant and U(k) represents the control value to be applied to the system between the kth and k+1st sample. This control law will force all of

7.00

•

min.

the state variables to zero in minimum time. The system is shown in block diagram form in Figure 4-1.

The CDC 160 digital computer will be used to sample the state variables  $X_1$  and  $X_2$  at one second intervals via the ADC and compute the forcing function U(k) which then will be transmitted to the continuous plant via the DAC. The DAC acts as a zero-order hold for the continuous plant. A block diagram of the hybrid system simulation is shown in Figure 4-2.

# 4.1.1 LIMITATIONS IMPOSED BY HYBRIDIZATION.

Simulation of the analog portion of the system is done in a conventional manner, the only restriction being that the maximum analog values of the state variables lie within (±) five volts (prior to biasing) so as to remain within the voltage limitations imposed by the ADC. This limitation, at most, will impose a conventional analog computer magnitude scaling requirement. The bias voltages must be applied to ensure that the analog state variable voltages lie within the zero to minus ten volt range for A/D-D/A conversion.

The CDC 160 computer program appears to be relatively simple and straightforward following the flow chart shown in Figure 3-1. However, if a wide
range of initial conditions and state variable values is to be considered,
then additional limitations impose themselves on the programming of the
computer. Consider, for example, the formation of the product


$$(-1.5)_{10} \times (4)_{10} = (-6)_{10}$$


The 160 computer generates this product as

$$(6632)_8 \times (3144)_8 = (7153)_8 = (-1)_{10}$$

This inconsistency can be attributed to the fact that the magnitude of the

The same of the sa









Figure 4-2 Block diagram of Simulation Scheme



desired product is greater than five while the "pseudo-number system" associated with the analog-digital interface is consistent only for numbers of magnitude less than five. The desired product (-6) has "overflowed" the number system and erroneous results occur. In general, for the product  $a_i X_i$ , overflow occurs unless

$$|X_i| \leq 5/|a_i| \tag{4.3}$$

A similar type of overflow occurs when a sum of a series of numbers exceeds the overflow limit, i.e.,

$$|\mathbf{a}_1^{X_1} + \mathbf{a}_2^{X_2} \dots + \mathbf{a}_n^{X_n}| \leq 5$$
 (4.4)

This overflow problem can be attacked in one of two ways. First, a suitable scale factor may be applied to the analog values such that the maximum scaled values of the state variables will not cause overflow.

This method is simple but can lead to inaccuracies as the state variables tend toward zero where the analog-digital conversion errors and digital truncation effects become significant with respect to the magnitude of the scaled state variable values.

Secondly, normal scaling may be used, but each product and sum can be tested for overflow as it is formed, and if overflow is detected, then the computer can be programmed to substitute the maximum permissible value (±5) for the intended product or sum. Quite obviously, if an optimal control scheme is being used, the trajectory will no longer be optimal if overflow occurs, but the steady state accuracy will not be affected once the state variables are finally driven to zero. This second approach will be developed herein since this method must be incorporated into the CDC 160 computer program.

The effects of this overflow problem on the specific system being simulated may best be illustrated on the  $X_1$  vs  $X_2$  phase plane. The area of concern

STATE THE PARTY NAMED IN

alternative professional and the second seco

14.49

on this phase plane is the area bounded by the maximum digital-analog conversion limits, i.e., a square area centered at the origin bounded by  $|X_1| = 5$  and  $|X_2| = 5$ . Overflow boundries for each of the products may be computed from Equation 4.3. Thus

$$\left|X_{1}\right| \leq 5 \tag{4.5}$$

and

$$|x_2| \le 5/1.5 = 3.33$$
 (4.6)

The summation overflow boundries may be computed from Equation 4.4, i.e.,

$$|-x_1 - 1.5x_2| \le 5$$


or

$$-.667x_1 - 3.33 \le x_2 \le -.667x_1 + 3.33$$
 (4.7)

The six straight lines defined by the equality relationships of Equations 4.5, 4.6 and 4.7 reduce the original digital-analog conversion area of the X<sub>1</sub> vs X<sub>2</sub> phase plane as shown in Figure 4-3. In this figure, Region I represents the product overflow area; Region II the summation overflow area; and Region III represents the area where both product and summation overflow occurs. Any initial condition or state variable sample value which lies in any of these regions will cause an overflow condition with resultant errors in computation. It should be noted that these overflow boundries are determined directly from the values of the state variable feedback coefficients, a<sub>1</sub>. If these coefficients are changed, the overflow boundries also change according to Equations 4.3 and 4.4.

The dynamic behavior of the system described by Equation 4.1 can be expressed in terms of the discrete difference equation

$$\underline{X}(k+1) = \begin{bmatrix} 1 & 1 \\ 0 & 1 \end{bmatrix} \underline{X}(k) + \begin{bmatrix} \frac{1}{2} \\ 1 \end{bmatrix} U(k)$$
 (4.8)







Figure 4-3. Phase Plane Overflow Regions



For a time-optimal trajectory, the control input must satisfy Equation 4.2. Combining Equations 4.2 and 4.8, the difference equation can be reduced to

$$\underline{X}(k+1) = \begin{bmatrix} \frac{1}{2} & \frac{1}{2} \\ -1 & -\frac{1}{2} \end{bmatrix} \underline{X}(k)$$
 (4.9)

It is important to note that Equation 4.9 is valid only if  $\underline{X}(k)$  lies within the overflow boundries shown in Figure 4-3. If the state point lies outside of the non-overflow region, U(k) will not take on the proper value for optimal control, hence Equation 4.9 no longer holds.

Keeping the above limitations on Equation 4.9 in mind, not only must the state point lie within the overflow boundries for the kth sampling instant but also at the k+lst sampling instant. In other words, the kth control input must not drive the state point into the overflow region.

From Equation 4.5, 4.6 and 4.9.

$$|X_1(k+1)| = |\frac{1}{2}X_1(k) + \frac{1}{2}X_2(k)| \le 5$$

or

$$-2X_1(k) - 20 \le X_2(k) \le -2X_1(k) + 20$$
 (4.10)

and

$$|X_{2}(k+1)| = |-X_{1}(k) - \frac{1}{2}X_{2}(k)| \leq 3.33$$

or

$$-2X_1(k) - 6.66 \le X_2(k) \le -2X_1(k) + 6.66$$
 (4.11)

The two limiting straight lines expressed in Equation 4.10 lie entirely outside the digital-analog conversion boundry and impose no restrictions; however, the two lines defined by Equation 4.11 further reduce the non-overflow area of the phase plane as shown in Figure 4-4. This figure shows the optimal control boundries of the phase plane; if the initial state point is located within this boundry, optimal control will be realized.





FIGURE 4-4 PHASE PLANE TIME-OPTIMAL CONTROL REGION



It should be emphasized that the state point may be driven to the origin from any point within the digital-analog conversion boundry provided that the CDC 160 computer program is written to correct for overflow; however, the trajectory will be time-optimal only if the initial state point lies within the boundries shown in Figure 4-4.

# 4.1.2 PROGRAMMING TO DETECT/CORRECT FOR OVERFLOW.

The CDC 160 computer can be programmed to detect and correct overflow conditions. The method of detection of an overflow condition is dependent upon the operation (addition or multiplication) causing the overflow. Referring to Figure 4-5 (a schematic representation of the digital-analog psudeo-number system), it is seen that the summation overflow path is continuous across the overflow boundry and a change of sign always occurs for a summation overflow. Note also that overflow as a result of the addition of two numbers only occurs if both of the numbers agree in sign. Thus summation overflow detection can be programmed in the following manner.

- 1. Compare the signs of the two arguments.
- 2. If the arguments differ in sign, overflow cannot occur.
- 3. If the arguments agree is sign, overflow is possible. In this case, if the sign of the resultant sum agrees with the sign of the arguments, overflow has not occurred. If the sign of the sum differs, overflow has occurred.

The product overflow path, on the other hand, cannot cross the overflow boundary as can be seen in Figure 4-5. The overflow product does not change sign but undergoes a discontinuous jump in magnitude as overflow occurs. Product overflow can only occur if both of the arguments are greater than unity. Thus to detect overflow of the product  $a_i X_i$ :

Determine if a is less than unity. If so, overflow cannot occur and no further tests are required.





FIGURE 4-5 ANALOG-DIGITAL NUMBER SYSTEM AND OVERFLOW PATHS



2. If a is greater than unity, compare the magnitudes of a X and X . If the magnitude of the product is less than the magnitude of X itself, overflow has occurred; otherwise not.

Overflow correction in both cases consists of substituting the maximum possible value (± 5) for the overflow quantity consistent with the signs of the arguments causing overflow.

To detect and correct for overflow in the system being simulated, a product overflow test must be performed on the product  $(-1.5X_2)$  and a summation overflow test performed on the sum  $(-X_1) + (-1.5X_2)$ . If the program is written to allow variation of the feedback coefficients, then the product  $a_1X_1$  must also be tested to allow values of  $a_1$  greater than unity.

# 4.2.0 THE NON-AUTONOMOUS PROBLEM.

Suppose it is desired to force the system described by Equation 4.1 to follow an external signal of the form

$$R(t) = r_0 + rt$$
 (4.12)

If one associates  $X_1(t)$  with system position and  $X_2(t)$  with system velocity, then R(t) can be considered as "target" position and  $\dot{r}$  as "target velocity. Bertram's time-optimal solution of the regulator problem (Equation 4.2) is designed to drive the state variables of the original system to zero in minimum time. This same optimal solution can be applied to the non-auto-onomous case if one defines a position error and a velocity error and considers these errors as the state variables of a new system. With the inputs thus "imbedded", the time-optimal solution will drive these errors to zero in minimum time.

Define:

position error = 
$$Y_1(t) = X_1(t) - R(t)$$
  
velocity error =  $Y_2(t) = X_2(t) - \dot{r}$  (4.13)

Applying Bertram's time-optimal forcing function, U, to this new system:

$$U(k) = -Y_1(k) - 1.5Y_2(k)$$

which by substitution of Equations 4.12 and 4.13 becomes

$$U(k) = -[X_1(k) - r_0 - rt(k)] - 1.5[X_2(k) - r]$$
 (4.14)

The simulation of this system can be accomplished in the same manner as the regulator problem adding the requirement that the CDC 160 computer take into account target position and velocity in addition to system position and velocity. The simulation scheme chosen is shown in Figure 4-6. The value r<sub>0</sub> is set into the CDC 160 computer manually due to the four-channel limitation on the ADC. Note that in an actual system, it is possible for the signal R(t) to be transmitted to the digital computer from an entirely remote source such as a radar system.

The second of th

terms of the party to the contract of the





FIGURE 4-6 SIMULATION SCHEME FOR ZERO AND NON-ZERO INPUTS



## 4.2.1 LIMITATIONS IMPOSED BY HYBRIDIZATION.

As with the regulator problem, the most severe limitations imposed on the non-autonomous system are due to overflow phenomena which impose maximum limits on the signal R if optimum control is to be realized. In the computation of Equation 4.14, the 160 computer must perform four additions and two multiplications. At first glance, it appears that a total of six overflow tests must be performed; one for each operation involved in the computation of U(k). Closer examination will show that the actual number of overflow tests required is the same as for the regulator problem.

Equation 4.14 can be written as:

$$U(k) = a_1 S_1(k) + a_2 S_2(k)$$
 (4.15)

where

$$S_1(k) = X_1(k) - r_0 - rt(k)$$
  
 $S_2(k) = X_2(k) - r$   
 $a_1 = -1$  for optimal control  
 $a_2 = -1.5$  for optimal control.

The 160 computer must form  $S_1$  in two steps. If the first step is the addition of  $(-r_0)$  to  $X_1(k)$ , then this sum may possibly overflow. If overflow does occur, reference to Figure 4-5 will show that summation overflow is continuous across the overflow boundry. Further addition of the quantity (-rt(k)), if of appropriate sign and magnitude, may thus be able to bring the entire sum  $S_1$  out of the overflow condition. If it cannot, then  $S_1$  itself overflows. The same result obtains if the order of addition is reversed. Therefore an overflow test need not be performed on the intermediate sum in the computation of  $S_1$  and only one overflow test is required on the entire composite sum.

the major to the

.....

.....

----

Noting that for a one second sampling interval, t(k) = k, then Equations 4.14 and 4.8 may be combined to yield:

$$\underline{X}(k+1) = \begin{bmatrix} \frac{1}{2} & \frac{1}{2} \\ & & \\ -1 & -\frac{1}{2} \end{bmatrix} \underline{X}(k) + \begin{bmatrix} \frac{1}{2} \\ 1 \end{bmatrix} [r_0 + \dot{r} \{k+1.5\}]$$
 (4.16)

Assume X(0) = 0. Then from Equation 4.16,

$$\underline{X}(1) = \begin{bmatrix} .5r_o + .75\dot{r} \\ r_o + 1.5\dot{r} \end{bmatrix}$$

$$\underline{X}(k) = \begin{bmatrix} .5r_o + .75\dot{r} \\ r_o + 1.5\dot{r} \end{bmatrix}$$

$$k = 2, 3, ...$$
(4.17)

To prevent overflow of the sum  $S_1$ :

$$|S_1(k)| = |X_1(k) - r_0 - r_k| \le 5$$
 (4.19)

Evaluating this inequality for various values of k by the substitution of Equations 4.17 and 4.18 (still under the assumption that  $\underline{X}(0) = 0$ ), one obtains:

(1) 
$$|r_0| \le 5 \text{ for } k = 0$$
 (4.20)

(2) 
$$-20 - 2r_0 \le r \le 20 - 2r_0 \text{ for } k = 1.$$
 (4.21)

(3) 
$$|S_1(k)| = 0 \text{ for } k \ge 2.$$

Equations 4.20 and 4.21 define the overflow boundries of  $S_1$  as a function of  $r_0$  and  $\mathring{r}$ .  $S_1$  can only overflow for k=0 or k=1. (Note that these same limitations on  $r_0$  and  $\mathring{r}$  also hold for the quantity  $a_1S_1(k)$  if  $a_1=-1$ ).

Similar overflow analysis can be performed on the quantities  $S_2(k)$ ,  $a_2S_2(k)$  and U(k). Table 4-1 lists the results of this overflow analysis. If the straight lines defined by the equality relationships of each of the input limitations of Table 4-1 are plotted on the  $r_0$  vs  $\hat{r}$  plane, the overflow boundries for the system are defined. The most severe limitations are

In the second se (11.

determined by the quantities  $a_2S_2$  and U(k), and thus determine the range of inputs allowable for optimal control. These limiting boundries are shown by the solid lines of Figure 4-7. It should be noted that Table 4-1 and Figure 4-7 are valid only under the assumption that  $\underline{X}(0)=0$ . For this special case, the optimal control region under non-zero input conditions is equivalent to the optimal control region on the  $X_1$  vs  $X_2$  phase plane for the regulator problem. (See Figure 4-4).

QUANTITY	INPUT LIMITATIONS		
	k = 0	k = 1	k - 2
$S_1(k) & a_1S_1(k)$	r <sub>o</sub>   < 5	$\dot{r} \geq -20 - 2r_0$	None
(if a <sub>1</sub> = -1)		$\dot{r} \leq 20 - 2r_0$	
s <sub>2</sub> (k)	r̂  ≤ 5 ,	r ≥ - 10 - 2r <sub>o</sub>	None
		$\dot{r} \leq 10 - 2r_0$	
a <sub>2</sub> S <sub>2</sub> (k)	f̂  ≤ 3.33	$\dot{r} \leq 6.67 - 2r_0$	None
		r ≥ -6.67 - 2r	
U(k)	r ≤ 3.33667r <sub>o</sub>		None
	ŕ ≥ - 3.33667r <sub>o</sub>	$\dot{r} \geq -10 - 2r_0$	

Table 4-1. Input Limitations for  $\underline{X}(0) = 0$ .

A further limitation on problem running time is imposed due to the fact that  $X_1$  will eventually exceed the five volt A/D conversion limit as it follows target position. This limitation can be expressed as:

$$|\hat{\mathbf{r}}| \leq \frac{5 - r_0}{k}$$
,  $\underline{X}(0) = 0$ ,  $k = 1, 2, 3, ...$  (4.22)


The limiting case of this relation for various values of k is shown by the dotted lines of Figure 4-7. If a problem running time of ten seconds (k=10) is desired, for example, then  $|\hat{r}| \leq \frac{1}{2} - \frac{r}{0}/10$ . In a practical situation, A/D conversion equipment must be chosen so as to provide a conversion limit which exceeds the maximum expected value to be converted, or alternatively, successive scale factors must be applied to the quantity  $X_1$  as the conversion limit is approached. This limitation cannot be removed by appropriate programming of the digital computer.

As a result of the above overflow analysis, and if one programs the digital computer to permit variation of the feedback coefficients a and a a (and thereby varying the overflow boundries), the following quantities must be tested and corrected for overflow:

- (1) The product  $a_1S_1(k) = a_1[X_1(k) r_0 rt(k)]$ .
- (2) The product  $a_2S_2(k) = a_2[X_2(k) \hat{r}]$ .
- (3) The sum  $U(k) = a_1 S_1(k) + a_2 S_2(k)$ .

If  $r_o$  and  $\mathring{r}$  are zero, then the above equations reduce to the overflow quantities considered in the regulator problem discussed in Section 4.1. Thus one computer program will permit control of the system under both zero and non-zero input conditions. Program DIGIT (Appendix IV) is a digital computer program written for the CDC 160 computer which performs the above overflow tests and corrects the overflow condition based on the simulation scheme shown in Figure 4-6.

the first that the second seco A property of the contract of and the part of the latest and the l in a contest of the c 0.000 I I more than the second of th



KEY:


- 1) U(0) overflow boundry .
- 2 -1.5S<sub>2</sub>(0) overflow boundry.
- 3 -1.58 2(1) overflow boudry.
- -  $X_1$  overflow at time indicated.

Figure 4-7. Input Limitations for  $\underline{X}(0) = 0$ .




## 4.3 SIMULATION RESULTS.

The system described by Equation 4.1 was simulated on the CDC 160 digital computer and the PACE TR-20 analog computer using the simulation scheme shown in Figure 4-6. Figures 4-8 thru 4-13 are actual x-y recorder plots of the system response for various initial conditions and input signals. Figure 4-10 shows system response under overflow conditions. It is seen that two samples are required to drive the state point into the optimal control region after which optimal control is exercised. For all plots, the program DIGIT internal timing loop was used. The finite response time indicated on the signal V(t) is due to recorder lag.



F mes 4-4






Figure 4-9 Simulation Results for Initial Position and Velocity Error







Figure 4-10






Figure 4-11. Simulation Results for Step Input








Figure 4-12. Simulation Results for Ramp Input





Simulation Results for Step plus Ramp Input,



### CHAPTER 5

#### SUMMARY

One of the first problems encountered in the use of a short word length digital computer for hybrid control purposes is the problem of entry of computational constants into the computer in a format compatible with the A/D conversion process. Two choices present themselves at this point; namely, (1) to perform all arithmetic operations in the A/D psuedonumber system or (2) to perform all arithmetic operations in the standard binary number system normally used by the computer. In the first case, the computational constants must be converted to the A/D number system and in the second case, the digital sample values must be converted to normal binary notation. The first choice was chosen for this project resulting in subroutine KMOD which can be used for a large class of hybrid control programs wherein constants must be entered into the computer manually and must be capable of being changed by the program user.

The above choice of number system results in the phenomena of number system "overflow" within the computer during the computation of the control law. As demonstrated in Chapter 4, each term of the control law is capable of overflow under certain conditions. The two types of overflow (product or summation) are characterized by certain properties which allow detection of an overflow condition by the digital computer, and if overflow is detected, the computer can be programmed to partially correct for this overflow condition. This overflow detection/correction programming can greatly increase the range of initial conditions or system inputs even though optimal control is not realized under overflow conditions.

Program DIGIT, written for the specific system simulated in Chapter 4, is sufficiently general so that it may be used with any second-order analog

----

simulation where the control law to be computed by the digital computer consists of a linear combination of the state variable values. A wide range of feedback coefficients and variable sample timing can be accommodated by this program.

Further investigation is needed on the second method of arithmetic computation, i.e., the conversion of the A/D digital samples to normal binary notation. It is believed that this method is most easily implemented on a long word length computer possessing the capability of floating point arithmetic. The programming difficulties presented by this conversion process appear to be excessive for a short word length, fixed point arithmetic machine such as the CDC 160 computer, and since this conversion must be included in the sample loop of the program, excessive computation time between the input of samples and the output of the control value may result.

The second secon

# **BIBLIOGRAPHY**

1. Bertram, J. E. The Concept of State in the Analysis of Discrete-Time Control Systems. Workshop on State Space Techniques for Control Systems, 1962.



#### APPENDIX I

# OPERATION OF THE CDC 168 ARITHMETIC UNIT

# I-1. MULTIPLICATION AND DIVISION OPERATIONS.

The CDC 168 arithmetic unit is used in conjunction with the CDC 160 computer for single precision (short) multiplication and division in the program developed herein. A detailed discussion of these two modes of operation is given below.

- A. Single Precision (Short) Multiply. To initiate the short multiply operation, the 160 computer selects the arithmetic unit and transmits a 12-bit multiplicand and a 12-bit multiplier to the arithmetic unit. The steps by which the arithmetic unit computes the product are shown in Figure I-1. Upon completion of the short multiply operation, the product is located in two successive storage locations in the 160 computer; the least significant half (LSH) in the first storage cell, the most significant half (MSH) in the second cell.
- B. Single Precision (Short) Divide. To initiate the short divide operation, the CDC 160 computer selects the arithmetic unit and transmits two 12-bit words which form the dividend followed by a 12-bit divisor. The two 12-bit words forming the dividend must agree in sign. Figure I-2 shows the step by step operation of the arithmetic unit in the short divide mode. It is to be noted that the 160 computer transmits the least significant half of the two word dividend first, and inputs the 12-bit quotient followed by the 12-bit remainder.

# I-2. SHORT MULTIPLICATION AND DIVISION EXAMPLES.

As noted above, the short multiply operation yields a two word product in the 160 computer. Successive operations in the 160 computer, and digital-to-analog conversion are single word (12-bit) operations. Thus a

the second of the second

( minochina e)

The second secon





Figure I-1. CDC 168 Arithmetic Unit Short Multiply Flow Chart






Figure I-2. CDC 168 Arithmetic Unit Short Divide Flow Chart.

12-bit, single word product must be retrieved from the two word answer received from the 168 arithmetic unit. The manner in which this reduction in word length is accomplished is determined by the manner in which the arguments of the multiply operation are represented in the 160 computer. Assume that one of the arguments (either multiplier or multiplicand) will result from the analog-to-digital conversion of a voltage, and hence will be of the format shown in Table 2-1. Assume also, that the second argument will be a constant entered into the computer by the user. Then a choice exists as to the manner in which this constant is represented in the 160 computer. Let

$$\hat{n} = 0, 1, 2, \dots, 7, 8 \text{ or } 9$$

and

$$m = 0, 1, 2, ..., 6 \text{ or } 7.$$

If the symbol K represents the constant to be entered, then K can be entered in one of the following ways:

1. As an integer, i.e.,

$$K = (nn...)_{10} = (mmmm)_{8}$$

2. As a fraction, i.e.,

$$K = (0.nnn)_{10} = (.mmm)_{8}$$

3. As a combination of the above, i.e.,

$$K = (n.nnnn)_{10} = (m.mmm)_8$$

or

$$K = (nn.nnn)_{10} = (mm.mm)_{8}$$

The radix point is not physically present in the computer word, but is included above for clarity.

A. Example 1. Consider the product, (K) x (Y), where K =  $(-2)_{10}$  and Y =  $(+2)_{10}$  =  $(1462)_8$  after analog-to-digital conversion. Using method

Charlest Committee College

100

STATE OF PERSONS

,------

James I and the last

\_\_\_\_\_\_\_

the second second second second

Charles of the last of the last

Annual Control of the Control of the

AND ADDRESS OF THE PARTY OF THE

(1) to enter K into the 160 computer, then  $(+2)_{10} = (0002)_8$  and to represent  $(-2)_{10}$ , the 7's complement is used, i.e.,

$$K = (-2)_{10} = (\overline{0002})_8 = (7775)_8.$$

Referring to Figure I-1, the 168 arithmetic unit will form the product (K) x (Y) as follows:

$$[(7775)_8 - \text{sign bit}] = (11 111 111 101)_2$$
 (sign bit = 1)

$$[\overline{(7775)_8} - \text{sign bit}] = (00\ 000\ 000\ 010)_2$$

$$[(1462)_8 - \text{sign bit}] = (01\ 100\ 110\ 010)_2$$
 (sign bit = 0)

(22-bit product) = (0 000 000 000 011 001 100 100)<sub>2</sub>

(22-bit product) = (1 111 111 110 110 011 011)

Addition of the sign bits to form the LSH and MSH yields:

LSH of (K) x (Y) = 
$$(100\ 110\ 011\ 001)_2 = (4633)_8 (-4)_{10}$$

MSH of (K) x (Y) = (111 111 111 111)<sub>2</sub> = 
$$(7777)_8$$
 (-0)<sub>10</sub>

Thus, if the constant K is entered as an integer, with the radix point (implied) located to the right of the least significant octal digit, then the desired 12-bit product is located in the LSH of the two word product obtained from the arithmetic unit and no further operations are required to retrieve the 12-bit product.

B. Example 2. Consider the product (K) x (Y), where K =  $(0.25)_{10}$  and Y =  $(+4)_{10}$  =  $(3144)_8$  after analog-to-digital conversion. Using method (2) above to enter K into the 160 computer:

$$K = (0.25)_{10} = (2000)_8.$$

The 168 arithmetic unit will form the product  $(2000)_8$  x  $(3144)_8$  as follows:

$$(2000)_8$$
 - sign bit =  $(01\ 000\ 000\ 000)_2$  (sign bit = 0)

$$(3144)_8$$
 - sign bit =  $(11\ 001\ 100\ 100)_2$  (sign bit = 0)

22-bit product = (0 110 011 001 000 000 000 000)

Viiv - 1= 25 × × the same of the sa The state of the s

Addition of the sign bits to form the LSH and the MSH yields:

LSH of (K) x (Y) =  $(000\ 000\ 000)_2 = (0000)_8 = (0)_{10}$ MSH of (K) x (Y) =  $(001\ 100\ 110\ 010)_2 = (1462)_8 = (+2)_{10}$ If the MSH is now right-shifted one binary bit, i.e.,

MSH' of (K) x (Y) =  $(000\ 110\ 011\ 001)_2$  =  $(+1)_{10}$ , then we have the desired 12-bit answer in the MSH of the two word product received from the arithmetic unit. Further difficulties arise using this method, however, due to the use of bit 11 as the sign bit in the 160 computer word. For example, 'if K =  $(+0.5)_{10}$ , then the octal representation of K is  $(4000)_8$ . Both the computer and the arithmetic unit interpret this number as a negative number since bit 11 is a "1". Hence the usable positive fractions are restricted to be less than one-half.

C. Example 3. Consider the product (K) x (Y), where K =  $(2.5)_{10}$  and Y =  $(2)_{10}$  =  $(1462)_{8}$ . Using method (3) above to enter K into the 160 computer,

$$K = (2.5)_{10} = (2400)_{8}$$

The arithmetic unit will form the product  $(2400)_8 \times (1462)_8$  as follows:

$$(2400)_8$$
 - sign bit =  $(10\ 100\ 000\ 000)_2$  (sign bit  $= 0$ )
$$(1462)_8$$
 - sign bit =  $(01\ 100\ 110\ 010)_2$  (sign bit  $= 0$ )
$$22$$
-bit product =  $(0\ 011\ 111\ 111\ 101\ 000\ 000\ 000)_2$ 

Addition of the sign bits forming the LSH and the MSH:

LSH of (K) x (Y) = 
$$(001\ 000\ 000\ 000)_2$$
 =  $(1000)_8$   
MSH of (K) x (Y) =  $(000\ 111\ 111\ 111)_2$  =  $(0777)_8$ 

At the completion of the multiply operation, the LSH is located in storage cell n and the MSH is located in cell n+1 of the 160 computer, i.e.,

and the first of t 

	(M	SH)		(LSH)			
0	7	7	7	1	0	0	0
000	111	111	111	001	000	000	000
	Cell	n+1			Cell	n	

The desired answer (3775)<sub>8</sub> can be "uncovered" by the removal of bit 11 of the LSH (the sign bit added by the arithmetic unit) and a "long right intercell" shift of one binary bit in the two cells:

	000	111	111	1111	001	000	000	000
	000	011	111	111	101	000	000	000
I	0	3	7	7	5	0	0	0
	(MSH)					(	LSH)	

However, the answer is split between two storage cells. A series of shifting and masking operations must be performed on these two words to place the desired answer in one 12-bit storage cell. This problem could be greatly simplified by the incorporation of a long right shift capability in the 168 arithmetic unit, however, at present, this shifting must be done in the 160 computer.

D. Example 4. Consider the product (K) x (Y), where both K and Y are expressed in the number system shown in Table 2-1, i.e., in the analog-digital conversion number system. Let  $K = Y = (+2)_{10} = (1462)_8$ . Then the arithmetic unit will form the product (K) x (Y) as follows:

LSH of (K) x (Y) = 
$$(010 \ 111 \ 000 \ 100)_2$$
 =  $(2704)_8$   
MSH of (K) x (Y) =  $(000 \ 101 \ 000 \ 110)_2$  =  $(0506)_8$ 

The desired answer  $(3144)_8$  does not appear in either the LSH or the MSH. However, if this two word product is divided by  $(0631)_8$  (which corresponds to unity in Table 2-1), then the desired product will appear as the quotient. Referring to Figure I-2, let the dividend by  $(05062704)_8$  and the divisor be  $(0631)_8$ . Then the arithmetic unit performs the short division in the following steps:

dividend-
$$(2704)_8$$
 - sign bit =  $(10\ 111\ 000\ 100)_2$  (sign bit = 0)  
 $(0506)_8$  - sign bit =  $(00\ 101\ 000\ 110)_2$  (sign bit = 0)  
divisor -  $(0631)_8$  - sign bit =  $(00\ 110\ 011\ 001)_2$  (sign bit = 0)  
 $11$ -bit quotient =  $(11\ 001\ 100\ 100)_2$ 

Addition of sign bits to quotient and remainder yields:

quotient = 
$$(011\ 001\ 100\ 100)_2$$
 =  $(3144)_8$  =  $(+4)_{10}$   
remainder =  $(000\ 000\ 000\ 000)_2$  =  $(0000)_8$  =  $(0)_{10}$ 

By means of as short multiply operation followed by a short divide operation, the product  $(2)_{10} \times (2)_{10}$  has been accomplished with the desired answer in a single 12-bit storage cell in the 160 computer. Note that this computation can be expressed as:

$$\frac{(1462) \times (1462)}{(0631)} = \frac{(1462) \times [(2) \times (0631)]}{(0631)}$$

Thus if all arithmetic operations involving quantities which have undergone A/D conversion are done in the "analog-to-digital psuedo-number system" as shown in Table 2-1, then the CDC 160 programming procedures are greatly simplified. Any constants entered into the computer by the user must either be entered into the computer in the psuedo-number system format (Table 2-1), or must be converted to this format by appropriate programming. This latter method was chosen for work done in this paper.

**3.** the pill with 

#### APPENDIX II

#### EXTERNAL FUNCTION CODES FOR THE CDC 160 COMPUTER

## II-1. EXTERNAL FUNCTION CODES.

The CDC 160 computer machine language code for selection of external equipment is:

CELL	CONTENTS	OSAP MNEMONIC
n	7500	EXF
n+1	xxxx	xxxx

where the 12-bit operand, xxxx, is known as an external function code.

The external function command as shown above is used to select an external device to perform some specific function depending upon the external function code used. A partial list of external function codes is given in Table II-1.

Only one external device may be selected at any one time. Selection of any device automatically disconnects any other selected device. If an illegal selection is attempted the computer will be indefinitely delayed.

Appropriate input-output instructions, if required, must follow the external function command.

External Device	Function Desired	External Function Code	Remarks
168 arithmetic unit 168 arithmetic unit 168 arithmetic unit 168 arithmetic unit ADC-DAC ADC-DAC	Short divide Short multiply Long divide Long multiply A/D conversion D/A conversion	3300 3301 3302 3303 140y 24xy	See note 1. See notes 1,2.

Table II-1. CDC 160 External Function Codes.

NOTE 1. For the ADC-DAC external function codes, y is the channel number.

NOTE 2. The octal number x controls a relay in the ADC-DAC which is available for control of external equipment. As used herein, this relay is connected in series with the "OPERATE-RESET" switch of the Pace TR-20

· ·  analog computer (as shown in Figure II-1) to permit the CDC 160 digital computer to control the analog computer. If the digit, x, in the external function code 24xy is "1", then the relay switches the analog computer to the OPERATE mode; if x is "0", the analog computer is switched to the RESET mode. The MASTER CLEAR key on the 160 computer console will also reset the analog computer.




Figure II-1. Connections for Remote Control of Analog Computer



### APPENDIX III

#### SUBROUTINE KMOD

#### III-1. GENERAL DESCRIPTION.

Subroutine KMOD is designed to convert a series of octal numbers to a format compatible with the CDC 160 computer, the CDC 168 arithmetic unit and the D/A-A/D conversion equipment. Conversion is accomplished by multiplication of the number by  $(0631)_8$  using the CDC 168 arithmetic unit. After conversion, the numbers are of the same format as the output quantities of the ADC. Further arithmetic operations involving these numbers and A/D output quantities can then be accomplished with greatly simplified programming procedures. An abbreviated conversion table is shown in Table III-1. Comparison of Table III-1 and Table 1 will show that KMOD acts as a "analog-to-digital converter" for these numbers (designated herein as K'). As with analog voltages to be converted in the ADC, the numbers to be converted by KMOD are restricted to the range  $|K'| \leq 5$ .

## III-2. USE OF SUBROUTINE KMOD.

A. Calling sequence. This subroutine may be called from the main program with the following two lines of coding:

Machine Code	Mnemonic	Remarks
0101	SHA 01 (or PTA)	Shift contents of P-register to the A-register
7000	JPI 00	Indirect jump to address located in cell 0000.

The subroutine generates and stores its own linkage address to the main program.

- B. Storage Requirements. KMOD requires 161 (octal) storage cells. KMOD may be loaded at any location in the 160 memory.
- C. Data Entry. The following data must be entered into the CDC 160 computer manually in the locations shown:

. THE THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO I 1

# Cell Number Contents

etc.

0000	Load address of subroutine KMOD.
0001	Number of constants (K') to be converted. (24 maximum).
0002	Storage address of first converted constant, K. See note 1.
0003	Sign of $K'_1 = \begin{cases} 0000 \text{ if } K'_1 \text{ is positive} \\ 0001 \text{ if } K'_1 \text{ is negative.} \end{cases}$
0004	K <sub>1</sub> . See note 2.
0005	Sign of K <sup>1</sup> <sub>2</sub> .
0006	K' <sub>2</sub> .
0007	Sign of K' <sub>3</sub> .
<u>:</u>	

Note 1. If more than one K' is to be converted, then the converted numbers (K<sub>i</sub>) are stored in <u>every other</u> storage cell beginning with the storage location entered in cell 0002. This permits greater ease in input-output operations in the main program.

Note 2. The constants to be converted must be entered into the 160 computer in the format  $(x.xxx)_8$ . Example: If  $K' = (1.4325)_8$ , this would be entered into the 160 computer as  $(1433)_8$ .

Manually entered data is not destroyed during execution of KMOD. Thus, execution can be repeated without re-entry of data.

D. Low core cell usage. In addition to the low core cells used for manual entry of data, cells 0064 thru 0077 are used during the execution of this subroutine. After execution of KMOD, cells 64 thru 77 are available for other purposes.

Octal Number to be converted (K')	Octal Number after conversion (K)
-5.000	4002
-4.400	4317
-4.000	4633
-3.400	5150
-3.000	5464
-2.400	6001
-2.000	6315
-1.400	6632
-1.000	7146
-0.400	7463
0.000	7777 or 0000
0.400	0314
1.000	0631
1.400	1145
2.000	1462
2.400	1776
3.000	2313
3.400	2627
4.000	3144
4.400	3460
5.000	3775

Table III-1. Conversion Table for Subroutine KMOD.

## III-3. DETAILED DESCRIPTION OF KMOD.

If the arguments of the short multiply operation are of the format given in the preceding instructions, then, as shown in Example 3, Appendix I, the desired 12-bit product is split between two successive storage locations in the 160 computer. Let the two-word product as received from the arithmetic unit be expressed as follows:

zxx	xxx	xxx	xxy	wxx	xxx	xxx	xxx	(binary)
m †	d'1	d'2	d;	d <sub>4</sub>	n	n	n	(octal)
MSH					L	SH		

where

x = either binary digit (1 or 0)

y = 11th bit of the 22-bit product

The following procedures are necessary to retrieve the desired 12-bit product,  $K = (k_1 k_2 k_3 k_4)_8$ .

- A. Removal of the sign bit in the LSH. Since w has been inserted in the middle of the desired product, it must be removed. To do this:
  - 1. Set w equal to y.
  - Shift MSH one bit to the right (this requires an eleven bit left shift in the computer).

Upon completion of step 2, the two words are:

yzx	XXX	XXX	xxx	ухх	xxx	xxx	xxx
m	k <sub>1</sub>	k <sub>2</sub>	k <sub>3</sub>	k <sub>4</sub>	n	n	n
	М	SH			L	SH	

B. Round-off correction. The radix point of the two-word product is implied after octal digit  $K_4$ . If the digits  $(nnn)_8$  are greater

AND A COUNTY OF THE PARTY OF TH mind Darling | 1 mg | 1

than  $(444)_8$ , then  $k_4$  must be increased by one unit. However, if  $k_4 = (7)_8$  then this round-off correction will propagate to  $k_3$ , requiring that  $k_3$  be increased by one unit. If  $(nnn)_8$  is less than  $(444)_8$ , no round-off correction is necessary. Thus the steps in the round-off correction are:

- 1. Determine if  $(nnn)_8$  is greater than  $(444)_8$ . If not, skip the following steps.
- 2. If round-off correction is necessary, determine if  $k_4$  is equal to (7)<sub>8</sub>. If so, add one to  $k_3$ . If not, go to next step.
- 3. Add one to  $k_4$ .
- C. Removal of extraneous bits. Digits m and n have now served their purpose and can be discarded. To do this:
  - 1. Mask off m and shift MSH left three bits.
  - Mask off (nnn) and shift LSH left three bits.Upon completion of this step, the two words are:

k <sub>1</sub>	k <sub>2</sub>	k <sub>3</sub>	0	0	0	0	k <sub>4</sub>
	MS	H			LS	Н	

3. Add LSH to MSH to get desired number  $K = (k_1 \ k_2 \ k_3 \ k_4)_8$ .

III-4. PROGRAM LISTING FOR SUBROUTINE KMOD.

The following pages give the OSAP program listing for subroutine KMOD. Sufficient comments are inserted to make the program self-explanatory.

The second secon


# SUBROUTINE KMOD

Cell	Mach Code	S	ymbolic		Remarks
0	0602		adn	02	Form link address to main program.
ì	4072		std	link	Store link address.
	2000		1dd	00	Load the address of KMOD.
2 3 4	0620		adn	20	Form recycle address for multiple K's.
4	4071		std	repadd	
.5	0403		ldn	03	Load initial sign address.
·5 6	4064		std	sinadd	Store initial sign address.
7	0404		ldn	04	Load initial K' address.
10	4066		std	kadd	Store initial K' address.
11	2001		ldd	Ol	Load number of (K')'s to be converted.
12	4070		std	index	Store to form index.
13	2002		1dd	02	
19	4067		std	stoadd	Load storage address for 1st converted K'. Store above address.
				BLORGG	
15	2200		ldf	3673	Load 0631.
16	0631		-1.1	°631	24
17	4074		std	one	Store as argument for short multiply.
					The preceeding instructions perform several book-keeping tasks prior to the execution of the subroutine. All of the manually entered data is relocated so that upon execution of the following instructions, this manually entered data is not destroyed. The cell numbering is given relative to the initial load address.
20	2164		ldi	sinadd	Load sign of K' to be converted.
21	4073		std	sign	Store.
22	2166		ldi	kadd	Load K' to be converted.
23	6206		pjf	h	If bit 11 is 0, jump.
24	2200		ldf		If bit 11 is 1, load the number 2000.
25	2000			2000	
26	4065		std	temp	Temporarily store 2000.
27	2166		ldi	kadd	Reload K'.
30	3465		sbd	temp	Subtract 2000 from K'. See *.
- 31	4075	h	std	outbuf	Store in output location.
32	7500		exf		Select a.u., short multiply.
33	3301			3301	
34	7306		out	ki	Output 0631 and K'.
35	0076			76	
36	7205		inp	kia	Input two word product, LSH in cell 76,
37	0100		•	100	MSH in cell 77.
40	6105		nzf	g	Unconditional jump around table.
41	6004		zjf		
42	0074	ki	- 3 -	g 74	
43	0076	kia		76	Input-output table.
44	4000	con		4000	

The sign of the K' under conversion has been determined and stored. The two word product has been received from the arithmetic unit.

# SUBROUTINE KMOD (con't)


Cell	Mach Symbolic		lic	Remarks
	Code		•	* Note: If K' > 3777, then bit 11 = 1, but the sign function has been taken away from bit 11 since the sign of K' is entered as a separate word. Since the maximum value of K' is 5000, then subtraction of 2000 will yield a positive number. A later operation adds back this quantity.
45 46 47 50 51 52 53 54 55 56 57 61 62 63 64 65	2077 0201 6111 2304 1076 6014 2707 1076 4076 6310 6007 2114 1076 6106 2317 3076 4076	e ld lp nz ld	on Ol of c oh con od lsh od lsh od lsh od lsh od lsh od lsh of d od lsh od lsh od lsh	Load MSH of two-word product.  Mask off bits Ol thru ll.  If bit OO is 1, jump.  If bit OO is O, load number 4000.  Take logical product of LSH and 4000.  If bit 11 of LSH is O, no action required.  If bit 11 of LSH is 1, load 3777.  Make bit 11 of LSH equal to O.  Store modified LSH.  Unconditional jump.  If bit OO of MSH is 1, load 4000.  Is bit 11 of LSH 1 or O?  If 1, no action required, jump.  If O, load 4000.  Make bit 11 of LSH 1 by adding 4000.  Store modified LSH.
				This last sequence of instructions has made the most significant bit (bit 11) of the LSH agree with the least significant bit (bit 00) of the MSH, thus removing the sign bit inserted in the two word product by the arithmetic unit.
66 67 70 71 72 73 74 75 76 77 100 101 102 103 104 105 106 107	2077 0111 0110 0103 4077 2200 0777 1076 4065 2200 0400 3465 6216 2200 7000 1076 4076 2200 7000	sh s	na 11 na 10 na 03 td msh	Load MSH.  Left shift MSH ll bits. This moves bit  OO to the llth bit position for later removal (since it is no longer needed).  Store modified MSH.  Load the number 0777.  Mask off upper three bits of LSH.  Store lower nine bits.  Load the number 0400.  Subtract lower nine bits of LSH.  If result positive, no round off required.  If negative, load number 7000.  Mask off lower nine bits of LSH.  Store modified LSH.  Reload number 7000.



# SUBROUTINE KMOD (con't)

Mach Code	Symbolic	Remarks
3476 6102 5477 2200 1000 3076 4076	sbd lsh nzf e aod msh ldf l000 add lsh std lsh	Subtract LSH, to see if round-off correction will propagate to MSH. If not, jump. If so, add 1 to MSH. Load number 1000.  Add 1000 to LSH for round-off correction. Store modified LSH.  Since the least significant 9 bits of the LSH are discarded in the condensation of the two word product to a 12-bit word, a test is made to determine if these bits will force a round-off correction to be made. If a round-off correction is to be made,
2200 f	ldf	a further test is required to determine if this correction will propagate to the MSH. Corrections are then made to the LSH and MSH if necessary.  Load the constant 0777.
1077 0110 4077 2076 0110 4076 0407 1076 3077 4167 2166 6205 2200 1462 3167 4167 2073 i 6003 2567	lpd msh sha 10 std msh ldd lsh sha 10 std lsh ldn 07 lpd lsh add msh sti stoadd ldi kadd pjf i ldf l462 adi stoadd sti stoadd ldd sign zjf ind lci stoadd	Mask off upper 3 bits of MSH.  Shift MSH left three bits.  Store modified MSH.  Load LSH.  Shift LSH left three bits.  Store.  Load the number 0007.  Mask off upper nine bits of LSH.  Add MSH to LSH to form K.  Store K.  Reload K' (unconverted).  If positive, jump.  If negative, load the number 1462.  Add "2" to converted K.  Store.  Load sign of K'.  If positive, no action required.  If negative, complement K.  Store K.
	Code 3476 6102 5477 2200 1000 3076 4076 4076 0110 4077 2076 0110 4077 2076 0110 4077 2076 0110 4077 2166 6205 2200 1462 3167 4167 2073 6003	Code 3476

The extraneous bits in the LSH and the MSH are set to zero and the remaining bits are shifted so that the LSH and the MSH can be added to form the 12-bit converted K. If 2000 was subtracted earlier, it is added back to the K in the form 1462. The sign of K is made to agree with that of K'.



# SUBROUTINE KMOD (con't)

Cell	Mach Code	Sym	bolic		Remarks
146 147 150 151 152	2070 0701 4070 6010 0402		sbn std zjf	index 01 index j	Load number of (K')'s to be converted.  Subtract 1.  Store.  If zero, return to main program.  If not zero, load 0002.
153 154 155 156	5067 0402 5064 0402		ldn rad ldn	stoadd 02 sinadd 02	Advance storage address by 2.  Advance sign address.
157 160 161	5066 7071 7072 0064 0065	j sinadd	jpi jpi equ	64	Advance address of K' to be converted.  Repeat subroutine for next K'.  Return to main program.  Address of the sign of K'.
	0066 0067 0070 0071	temp kadd stoadd index repadd	equ equ equ	65 66 67 70 71	Temporary storage cell. Address of K'. Storage address of K. Number of (K')'s to be converted. Address for subroutine repeat.
	0072 0073 0074 0075	link sign one outbuf	equ equ equ	72 73 74 75	Link address to main program.  Sign of K' presently under conversion.  0631.  Output location for K'.
	0076 0077 0000	lsh msh	equ	76 77	LSH of two word product.  MSH of two word product.

.

### APPENDIX IV

#### PROGRAM DIGIT

## IV-1. GENERAL DESCRIPTION.

Program DIGIT is a CDC 160 digital computer program written for the control of the simulated hybrid system discussed in Chapter IV. A block diagram of the simulated system is shown in Figure 4-6. Specifically, DIGIT computes

DIGIT uses subroutine KMOD to convert the quantities  $a_1$ ,  $a_2$  and  $r_0$  from the normal octal representation of a decimal number to a form consistent with the analog-digital psuedo-number system generated by the A/D-D/A conversion process. All arithmetic operations are then carried out in this number system using the CDC 168 arithmetic unit for multiplication and division.

For brevity, the following terminology is used in this discussion:

(1) SUM1 = 
$$X_1(k) - r_0 - rt(k)$$

(2) SUM2 = 
$$X_2(k) - \dot{r}$$
.

(3) 
$$P_1 = PROD1 = +a_1(SUM1)$$
.

(4) 
$$P_2 = PROD2 = +a_2(SUM2)$$
.

(5) SUM3 = 
$$P_1 + P_2 = U(k)$$
.

The following features are included in DIGIT:

- (1) Overflow tests are performed on P<sub>1</sub>, P<sub>2</sub> and SUM3 and if overflow occurs, automatic overflow correction or problem termination is effected at the option of the user. Problem termination includes the "resetting" of the analog computer and a visual indication of the quantity which overflowed.
- (2) A variable length time-delay loop is included permitting internal control of the sampling rate. This loop may be bypassed entirely if external timing control is desired.
- (3) The operate-reset modes of the PACE TR-20 analog computer may be controlled remotely by DIGIT.

The various control options and data for subroutine KMOD are entered manually in low core cells. Execution of the program does not destroy this manually entered data, hence the program may be re-run without re-entry of data.

DIGIT is written in a general format so that it may be used with any analog computer simulation of a second-order system where the control law consists of a linear combination of the states of the system. Any of the quantities in Equation IV-1 may be set to zero either by setting the particular A/D channel at minus five volts for the sampled quantities or entering a zero for the manually entered quantities.

#### IV-2 USE OF PROGRAM DIGIT.

A. LOAD program DIGIT and subroutine KMOD where desired in the CDC 160 computer memory. DIGIT requires 327 (octal) storage cells; KMOD requires 161 (octal) cells. In addition, low core cells 0000 thru 0013 and 0040 thru 0077 are used by DIGIT.

## B. ENTER the following data MANUALLY into the indicated locations:

CELL NUMBER	CONTENTS
0000	Load address of KMOD.
0001	0003 (number of conversions for KMOD).
0002	0040 (memory address of r after conversion by) KMOD).
0003	sign of $r_0 = \begin{cases} 0000 \text{ if } r \text{ is positive.} \\ 0001 \text{ if } r_0 \text{ is negative.} \end{cases}$
0004	$ r_0 $ in x.xxx format $( r_0  \le 5)$ .
0005	Sign of $a_1 = \begin{cases} 0000 & \text{if } a_1 \text{ is positive.} \\ 0001 & \text{if } a_1 \text{ is negative.} \end{cases}$
0006	$ a_1 $ in x.xxx format $( a_1  \le 5)$ .
0007	Sign of $a_2 = \begin{cases} 0000 \text{ if } a_2 \text{ is positive.} \\ 0001 \text{ if } a_2 \text{ is negative.} \end{cases}$
0010	$ a_2 $ in x.xxx format $( a_2  \le 5)$ .
0011	$ \begin{cases} 0000 \text{ if time delay loop is to be bypassed.} \\ 0001 \text{ if time loop is to be used.} \end{cases} $
0012	Coarse delay factor. See discussion below.
0013	Fine delay factor. See discussion below.

- C. External Equipment. DIGIT requires CDC 160 access to the following external equipment:
  - (1) CDC 168 arithmetic unit.
  - (2) A/D-D/A conversion equipment with
    - (a) X, available on channel #1, A/D.
    - (b)  $X_2$  available on channel #2, A/D.
    - (c) rt(k) available on channel #3, A/D.
    - (d) r available on channel #4, A/D.
    - (e) channel #1, D/A available for CDC 160 output.
    - (f) all input/output quantities appropriately biased so as to lie within zero to minus ten volts. A common bias is recommended.

- (3) Remote control connections of the operate-reset switch of the PACE TR-20 analog computer (optional).
- D. RUN DIGIT from the initial load address.

#### IV-3 OVERFLOW PROVISIONS.

Product overflow detection is done by comparison of the product magnitude  $| a_i \times SUM_i |$  and the variable magnitude  $| SUM_i |$ , provided that  $a_i$  is greater than unity. If the product magnitude is less than the variable magnitude, overflow has occurred. No test is made if  $a_i$  is less than unity since overflow is not then possible. If overflow is detected, the computer will either error halt (providing a visual indication as to which product overflowed) or will substitute the maximum possible value (4000 or 3777) for the intended product depending upon the signs of  $a_i$  and  $SUM_i$ . If the error halt option is used, the analog computer is reset to the initial conditions.

Summation overflow detection is accomplished by detection of the sign change of SUM3 as overflow occurs, provided that both arguments of the sum agree in sign. If the arguments are of opposite sign, no overflow is possible. The same provisions concerning error halt or overflow correction are provided as for product overflow.

If the error halt option is selected, an indication of the quantity causing the overflow is displayed in the A-register of the 160 computer. The error halt may be bypassed by manual entry of the appropriate error bypass code into the A-register (after clearing of the registers) and re-running of the program. This will provide automatic overflow correction. The error halt indications and error bypass codes are tabulated in Table IV-1.

THE PERSON NAMED AND

and the second second

A-Register Display	Quantity Causing Overflow	Error Halt Number
0001 0002 0003	a <sub>1</sub> P <sub>1</sub> a <sub>2</sub> P <sub>2</sub> SUM3	1 2 3
To Bypass Error Sto	р# E	nter in A-Register
1 2 3 1 & 2 1 & 3 2 & 3	,	0001 0002 0004 0003 0005 0006
all		0007

Table IV-1. Overflow Error Halt and Bypass Table.

## IV-4. INTERNAL TIMING CONTROL.

The variable-length time delay loop in program DIGIT is shown in flow chart form in Figure IV-1. Delay is effected by loading the fine delay factor into the arithmetic register of the CDC 160 computer and counting this number down to zero by successive subtraction of the number one. This count-down procedure is repeated as many times as is indicated by the coarse delay factor. A total of 52.4 milliseconds is required to count down the number 7777 to zero. A suggested method for accomplishing a time delay of T milliseconds is:

- (a) Set the fine delay factor to 7777.
- (b) Set the coarse delay factor to the first octal digit exceeding T/52.4. (T in milliseconds). This should yield a time delay slightly over T milliseconds in length. Using an external time-measuring device (oscilloscope or Brush recorder), adjust the fine delay factor downward to yield the desired time delay.



and the second second second second

# STREET STREET STREET, ST. E.

The second second second second second


\_\_\_\_\_\_

Example: To achieve a one second sample interval for program DIGIT, the coarse delay factor was set to  $23_8$  and the fine delay factor was adjusted to  $7600_8$ .

## IV-5 EXTERNAL TIMING CONTROL.

Insertion of zero in cell 0011 will bypass the internal timing loop of program DIGIT. External timing control may be accomplished by the connection of an external clock to the "input disable" jack of the ADC. This jack is connected via an AND-gate to the "input ready" line of the 160 computer input cable. The 160 computer will delay execution of the input instruction until the "input ready" line drops to -13 volts. Thus, if the "input disable" is held at ground level by the external clock but periodically dropped to -13 volts at the sampling frequency, sample delay is accomplished. Since input control is accomplished on the "input ready" line vice the "input request" line, the first sample that is inputted to the 160 must be discarded since this sample is stale. Also, the "input disable" must be held at -13 volts long enough for four channels to be sampled each period (about 450 microseconds).


to the set of the contract of



csdel = coarse delay
factor loaded in cell
0012.

fndel = fine delay
factor loaded in
cell 0013

Figure IV-1. Program DIGIT Variable-Length Time Delay Loop



IV-6. DIGIT Flow Chart and Program Listing.


Figure IV-2 is a flow chart presentation of Program DIGIT. Pages


72 thru 77 contain a program listing of DIGIT as compiled using the

OSAP compiler for the CDC 160 digital computer. Both machine language and

mnemonic listings are presented.


It should be noted that all arithmetic operations within the sample loop are carried out using the analog-digital psuedo-number system as explained in Chapter 3. This method requires a division by (0631)<sub>8</sub> after each product is formed.





# PROGRAM DIGIT


Cell	Mach Code	Symbolic		Remarks
0100 0101 0102 0103	4047 0101 7000 2200	std sha jpi ldf	errflg Ol sradd	Store error stop code. Call subroutine KMOD.
0104 0105 0106	0631 4062 4065	std std	631 onea	Store 0631.
0107 0110 0111	0101 0603 4075	sha adn std	01 03 100p	Generate and store loop address.
0112 0113 0114 0115	7500 1401 7265 0077	exf inp	1401 ch1 77	Input X <sub>1</sub> .
0116 0117 0120 0121	7500 1402 7262 0100	exf	1402 ch2 100	Input X <sub>2</sub> .
0122 0123 0124 0125	7500 1403 7257 0075	exf	1403 ch3 75	<pre>Input ramp =   rdot x t(k).</pre>
0126 0127 0130. 0131	7500 1404 7254 0074	exf	1404 ch4 74	Input rdot.
0132 0133 0134 0135	2076 3474 3440 4043	ldd sbd sbd std	xl ramp step suml	Compute suml = X1 - ramp - step.
0136 0137 0140	2077 3473 4045	ldd sbd std	x2 rdot sum2	Compute sum2 = X <sub>2</sub> - rdot.
0141 0142 0143 0144	7500 3301 7330 0044	exf out	3301 al 44	
0145 0146 0147	7230 0062 7500	inp exf	pl 62	Compute Pl = al x suml.
0150 0151 0152 0153 0154	3300 7324 0063 7224 0070	out	3300 pl 63 ql 70	al = -1 for optimum control.




Cell	Mach Code	S	ymbolio		Remarks		
0155 0156	7500 3301		exf	3301			
0157 0160 0161	7315 0046 7215		out	a2 46 p2	Compute		
0162 0163	0065 7500		exf	65	P <sub>2</sub> = a <sub>2</sub> x sum <sub>2</sub> .		
0164 0165 0166	3300 7311 0066		out	3300 p2 66	a <sub>2</sub> = -1.5 for optimum control.		
0167 0170	7211 0072		inp	q2 72			
0171 0172 	6114 6013		nzf zjf	a a			
0173 0174 0175	0042 0044 0060	al a2 pl		42 44 60			
0176 0177	0063	p2 q1	× .	63			
0200 0201 0202	0070 0076 0077	q2 ch1 ch2		70 76	Input-output table.		
0203 0204	0074	ch3		77 74 73			
0205 0206	2043 6205	a	ldd pjf	suml b	Determine sign and		
0207 0210	2443 4057		lcd std	suml magsl	magnitude of suml.		
0211 0212 0213	0401 6103 4057	b	ldn nzf std	01 t magsl			
0214 0215	0400 4056	t	ldn	00 sinsl			
0216 0217	2045 6205		ldd pjf	sum2			
0220 0221 0222	2445 4055 0401		lcd std	sum2 mags2	Determine sign and magnitude of sum2.		
0223 0224	6103 4055	c	ldn nzf std	01 u mags2			
0225 0226	0400 4054	u	ldn std	00 sins2			
0227 0230	2066 6205		ldd pjf	prod1			
0231 0232 0233	2466 4053 0401		lcd std	prod1 magpl	Determine sign and magnitude of P <sub>1</sub> .		
0234 0235	6103 4053	d	ldn nzf std	Ol v magpl			
0236 0237	0400 4052	v 	ldn std	00 sinpl			

•


Cell	Mach Code	Symbo	lic	Remarks
0240 0241 0242 0243 0244 0245 0246 0247 0250	2070 6205 2470 4051 0401 6103 4051 0400 4050	ld pj lc st ld nz e st ld w st	f e d prod2 d magp2 n O1 f w d magp2 n O0	Determine sign and magnitude of P2.
0251 0252 0253 0254 0255 0256 0257	2006 1252 6033 2053 3457 6230 6027	ld lp zj ld sb pj zj	f const f f d magpl d magsl f f	P <sub>l</sub> overflow test.
0260 0261 0262 0263 0264 0265 0266	2047 0201 6105 7500 2401 0401 0000	ld lp nz ex ld er	on 01 of g of 2401 on 01	Error stop l if Pl overflows.
0267 0270 0271 0272 0273 0274 0275 0276 0277 0300 0301 0302 0303 0304 0305	2056 6004 2005 6004 6107 2005 6005 0401 4052 2226 6104 0400 4052 2221 4066	g ld zj ld zj h ld zj dd ld ld st ld aa st	f h d sinal f cc f dd d sinal f dd n Ol d sinpl max f aa n OO d sinpl pmax	Pl overflow correction.
0306 0307 0310 0311 0312 0313 0314	2010 1215 6036 2051 3455 6233 6032	f ld	of const if j id magp2 od mags2 if j	P <sub>2</sub> overflow test.




Cell	Mach Code	Symbo	olic	Remarks
0315 0316 0317 0320 0321 0322 0323	2047 0202 6110 7500 2401 0402 0000	ld lp nz ex	n 02 if k if 2401 In 02	Error stop 2 if P2 overflows.
0324 0325 0326	7000 3777 4000	const pmax nmax	7000 3777 4000	Table of constants.
03331 03332 03333 03333 03334 03335 03345 03341 03442 0344 0345	2054 6004 2007 6004 6107 2007 6005 0401 4050 2312 6104 0400 4050 2317 4070	k ld 2j 12 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	if 1 id sina2 if ff if ee id sina2 if ee id sina2 if ee in Ol id sinp2 ib nmax if bb in OO id sinp2 ib pmax	P <sub>2</sub> overflow correction.
0346 0347 0350	2066 3070 4072	j lo ad st	ld prod2	Compute sum3 = P <sub>1</sub> ≠ P <sub>2</sub> .
0351 0352 0353 0354 0355 0356 0357 0360 0361 0362	2052 3450 6125 2072 6203 0401 6102 0400 3452 6016	n lo	od sinp2 zf m	Determine sign of sum3 and perform overflow test.
0363 0364 0365 0366 0367 0370 0371	2047 0204 6105 7500 2401 0403 0000	li na ex	dd errflg pn 04 zf p xf 2401 dn 03	Error stop 3 if sum3 overflows.



Cell	Ma <b>ch</b> Code	Sy	mbolic		Remarks
0372 0373 0374 0375 0376 0377	2052 6003 2346 6102 2351 4072	p q r	ldd zjf ldb nzf ldb std	sinpl q nmax r pmax sum3	Sum3 overflow correction.
0400 0401 0402 0403	7500 2411 7325 0073	m.	exf	2411 sum 73	Output sum3.
0404 0405 0406 0407 0410 0411 0412 0413 0414 0415	2011 6013 2012 4046 2013 0701 6501 2046 0701 4046 6506	ol il	ldd zjf ldd std ldd sbn nzb ldd sbn std nzb	delflg zz csdel del fndel Ol il del Ol del ol	Delay loop.
0417	7075	8	jpi	loop	Get next sample.
0420 0421 0422 0423 0424 0425	7500 1401 7204 0042 6505 6406	zz	exf inp nzb zjb	1401 dump 42 s	Dump 1st sample if external timing used.
0426 0427	0041 0072	dump sum		41 72	Input-output table.
	0000 0005 0006 0007 0010 0011 0012 0013 0040 0043 0045 0046 0047 0050 0051 0052 0053	sradd sinal alu sina2 a2u delflg csdel fndel step suml sum2 del errflg sinp2 magp2 sinp1 magp1	equ	00 05 06 07 10 11 12 13 40 43 45 46 47 50 51 52 53	Symbol-cell equivalence table.



Cell	Mach Code	Symbolic			Remarks		
	0054 0055 0056	sins2 mags2 sinsl	equ equ equ	54 55 56			
	0057 0062 0065	magsl onea oneb	equ equ	57 62 65			
	0066 0070 0072	prodl prod2 sum3	equ equ equ	66 70 72	•		
	0073 0074	rdot ramp	equ equ	73 74			
	0075 0076 007 <b>7</b>	loop Xl X2	equ equ equ	75 76 <b>77</b>			
	0000		end				













thesH687 Hybrid control system simulation.

3 2768 001 01586 0 DUDLEY KNOX LIBRARY